A technique for computing the switching activity ofsynchmnous Finite State Machine (FSM) implementations including the influence oftemporal correlation among the next state signals is described. The approach is based upon the computation that a FSM is in a given state which. in turn. is used to compute the conditional pmbability that a next state bit changes given its present state value, All computations are performed using Decision Diagram (DD) data structu~es. As an application ofthis method, the next state activity information is utilized for lowpower optimiza- 
INTRODUCTION
In CMOS based digital circuits switching activity is one of the main contributors to overall power dissipation [7] . In order to optimize a circuit for low power it is of crucial importance to account for switching activities of intemal signals. Unfortunately, it is difficult to account for internal net switching activity in general since these quantities are dependent upon spatial and temporal correlation of input signals. In [5] a method for low power optimization that utilizes temporal correlation is presented. Assuming that input signals switch randomly can lead to grossly inaccurate switching activity estimates. This provides motivation for investigating methods for computing switching activities taking correlations into consideration. The focus here is to exploit the relationship specified in the transition function portion of an FSM net-list to extract temporal correlation information about the state vector bits.
CMOS circuit power dissipation depends heavily on the input signal switching characteristics. If the signals change the circuit will dissipate power and if they are constant the power dissipation is predominately due to leakage. This observation leads to the conclusion that minimizing signal changes in the circuit will lead to a smaller amount of energy consumption. One problem with optimizing digital circuits is that information about input signals to each intemal sub-circuit is not usually known. It is necessary to h o w how these signals behave to get an accurate result. One way to gather this information is to use simulation of the circuit; however, it far too complex to get full coverage of even moderately sized circuits in this manner. Altematively, analysis of the circuit structure may be used to obtain the needed information. The technique described here uses analysis of a net-list description of an FSM to acquire information that can be used in determining internal switching activities within the circuit.
The approach is to first extract the state transition relation from a given net-list and then to compute limiting distribution giving the probability that the FSM is in some state. The limiting distribution computation requires that input signal probabilities are provided and a state space traversal for extraction of the transition graph. If a priori information on input probabilities is known, it is possible to derive the probability and activity for next state Using an iterative method, the steady state probabilities are found which are used to compute the switching activities of the next state and output signals. These quantities are obtained efficiently and require only a single traversal of the ADD.
The paper is organized as follows. Section 2 describes FSM analysis and previous work. Section 3, presents how we extract the signal statistics from the steady state probabilities and the transition probability matrix. Then in section 4 we describe how we use the signal statistics in low power synthesis. The experimental results are shown in section 5. Finally the paper is concluded in section 6.
FSM ANALYSIS
There are several approaches for efficient FSM spanning [I]. We have chosen to implement the spanning function in a strait forward way by a depth-first recursive algorithm, which also calculates the transition probability matrix represented by an ADD in the same pass. In [2] and [3] Algebraic Decision Diagrams (ADD) were used as the transition probability matrix and the steady state probabilities were calculated in an efficient way. We have done our calculations on the ADD in an iterative way, which is sufficient for our purpose of signal activity extraction. Throughout this section we will provide a description of the methodology of how to do this analysis and also demonstrate it with an example. We have used a set of ISCAS89 benchmarks to test our method. 
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Building a BDD
The building is done in two steps. The fist part is non-recursive and it builds up small BDD fragments representing the function of a row. The second part is based on a recursive algorithm that starts from the outputs and composes the hgments into a single BDD.
The first part of building the BDD is done by translating each line ofthe circuit description to a BDD with pseudo variables (wire names). The pseudo variables are referring to some output from an other BDD or an input variable. In figure 1 you can see the BDD fragment generated from the last line ofthe example. Fig. 1 . Fragment of the function {GI 1 = AND(GO,GS)} When we have a generated BDDs of all the lines we have to compose a single BDD for each output. This is done recursively starting from each output BDD fragment britnary and next state outputs). The recursion terminates when reaching primary inputs or register outputs. When the recursion unfolds the actual function substitutes the pseudo variables and the composed BDD is returned. . This matrix is addressed with the current state as the columns and next state as the rows. The value in each entry in the matrix (ADD leaf) represents the probability to go from the current state to the next state.
Example 1 When we calculate the transition probabilities the matrix starts empty and a new entries are added during the recursion. We assume that the probability of input I is equal to one is 1/4 (P(I)=l/4), 
AX = 5'
(1) ,where A is the matrix represented by the ADD, 5 and 5' are the steady state probability vectors after the iterations. The iteration terminates when 5 and 5' are within the specified tolerance from each other. The resulting 5' contains the resulting steady state probability vector. 
EXTRACTING SIGNAL STATISTICS
The Transition Probability Matrix and the Steady State probability vector can be used to calculate the bit probability and the switching activity ofthe next state bits.
Calculate bit probabilities
The state probabilities are used to calculate the bit probabilities for each register. The bit probabilities is calculated by traversing the ADD and utilizing equation 7. 
EXPERIMENTAL RESULTS
In this section we preset experimental results from the ISCAS sequential benchmarks. We used the CUDD 2. For some benchmarla produce circuits with higher power dissipation than the area optimized, however on average it still has better results than the area optimized circuit.
CONCLUSIONS
As the experiments show we obtain significant reduction ofpower by analyzing the FSM and using this information in our synthesis algorithm [S] . These results show that the need for knowing the signal properties and applying that knowledge in the synthesis process is crucial for low power applications. We expect our approach to be further improved by incorporating low power state encoding techniques, for example by restructuring the FSM as in [4] . 
--
Methods for multi level synthesis using BDD based functional decomposition may increase the usability of the proposed approach. These are topics set for further research.
